Quiz 4

(November 26th @ 5:30 pm)


PROBLEM 1 (30 PTS)

Draw the state diagram (in ASM form) of the FSM whose VHDL description is listed below:

```
library ieee;
                                      architecture behavioral of circ is
use ieee.std_logic_1164.all;
                                         type state is (S1, S2, S3);
                                         signal y: state;
entity circ is
                                      begin
  port ( clk, rstn: in std_logic;
                                        Transitions: process (rstn, clk, a, b)
          a, b: in std logic;
                                        begin
                                           if rstn = '0' then y <= S1;
          x,w,z: out std logic);
end circ;
                                           elsif (clk'event and clk = '1') then
                                              case v is
                                                  when S1 =>
                                                    if b = '1' then y \leq S2;
                                                     else if a = '1' then y <= S3; else y <= S1; end if;
                                                     end if;
                                                   when S2 =>
                                                      if a = '1' then y <= S2; else y <= S1; end if;
                                                   when S3 =>
                                                      if b = '1' then y <= S3; else y <= S1; end if;
                                              end case;
                                           end if;
                                        end process;
                                        Outputs: process (y,a)
                                        begin
                                            x <= '0'; w <= '0'; z <= '0';
                                            case y is
                                               when S1 => if b = '0' then z \leq '1'; end if;
                                               when S2 => x \leq 1';
                                               when S3 => if a = '1' then w \leq '1'; end if;
                                            end case;
                                        end process;
                                      end behavioral;
```

PROBLEM 2 (40 PTS)

• Provide the excitation equations (including the Boolean equation for *z*) and the Excitation Table for the following FSM:



Is this a Mealy or a Moore FSM? Why? (5 pts)

PROBLEM 3 (30 PTS)

• Sequence detector: Draw the state diagram (any representation) of an FSM with input x and output z. The detector asserts z = 1 when the sequence 0101 is detected. Right after the sequence is detected, the circuit looks for a new sequence.